
MC2652/MC68652

MC2652 2/MC68652_2

MOS

(N-CHANNEL, SILICON-GATE)

MULTI-PROTOCOL
COMMUNICATIONS CONTROLLER



PIN ASSIGNMENT 40 **b** MM CE **□** 1 • RxC 🗖 39 🗖 TxC 38 D TxSQ RxSI 🗖 3 37 🗖 TxE S/F 🗖 4 36 🗖 TxU RxA 🗖 5 35 TxBE RxDA 6 34 🗖 TxA RxSA 7 RxE 🗖 8 33 🗖 RESET GND 🗖 9 32 **U** VCC 31 DB0 DB8 🗖 10 30 DB1 DB9 **☐** 11 29 DB2 DB10 🗖 12 DB11 **1**3 28 DB3 DB12 🗖 14 27 DB4 26 D DB5 DB13 🗖 15 25 DB6 DB14 🗖 16 24 DB7 DB15 🗖 17 23 DBEN R/W **□** 18 22 **B**YTE A2 🗖 19 A1 **1** 20 21 🗖 A0

Advance Information

MULTI-PROTOCOL COMMUNICATIONS CONTROLLER (MPCC)

The MC2652/MC68652 MPCC formats, transmits, and receives synchronous serial data while supporting Bit-Oriented (BOP) or Byte-Control (BCP) protocols. The parallel bus of the MPCC readily interfaces with M6800 and M68000 Microprocessor Families as well as many other 8- or 16-bit processors. Typical applications include intelligent terminals, front-end communications, remote-data concentrators, communication test equipment, and computer-to-computer links.


DC to 2 Mbps Data Rate

- Bit-Oriented Protocols (BOP): SCLC, ADCCP, HDLC, X.25
 - Character Length 1-to-8 Bits
 - Address Comparison
 - Automatic Detection and Generation of Special Control Characters, i.e., FLAG, ABORT, GA
 - Automatic Zero Insertion and Deletion
 - · Short Last Character
 - Idle Transmission of FLAG or ABORT Characters
 - Automatic Generation and Checking of CRC-CCITT FCS
- Byte-Control Protocols (BCP): DDCMP, BISYNC (external CRC)
 - Character Length 5-to-8 Bits
 - SYNC Generation Detection and Stripping
 - Idle Transmission of SYNC or MARK Characters
 - Automatic Generation and Checking of CRC-16 or VRC
- Maintenance Mode for Self-Checking
- Bidirectional, Three-State, 8- or 16-Bit Data Bus
- TTL Compatible
- Compatible with MC2653/MC68653 Polynomial Generator Checker

1 3323 003323 OR/G Mox

This document contains information on a new product. Specifications

ADI-870



PIN DESIGNATION

MNEMONIC	PIN NO.	TYPE	NAME AND FUNCTION
DB15-DB00	17-10 24-31	1/0	Data Bus: DB07-DB00 contain bidirectional data while DB15-DB08 contain control and status information to or from the processor. Corresponding bits of the high and low order bytes can be WIRE OR'ed onto an 8-bit bus. The data bus is floating if either CE or DBEN are low.
A2-A0	19-21	ı	Address Bus: A2-A0 select internal registers. The four 16-bit registers can be addressed on a word or byte basis. See Register Address section.
BYTE	22	1	Byte: Single byte (8 bit) data bus transfers are specified when this input is high. A low level specifies 16 bit data bus transfers.
CE	1	1	Chip Enable: A high input permits a data bus operation when DBEN is activated.
R/W	18	1	Read/Write: R/W controls the direction of data bus transfer. When high, the data is to be loaded into the addressed register. A low input causes the contents of the addressed register to be presented on the data bus.
DBEN	23	l	Data Bus Enable: After A2-A0, CE, BYTE and R/W are set up, DBEN may be strobed. During a read, the 3-state data bus (DB) is enabled with information for the processor. During a write, the stable data is loaded into the addressed register and TxBE will be reset if TDSR was addressed.
RESET	33	ļ i	Reset: A high level initializes all internal registers (to zero) and timing.
ММ	40	ı	Maintenance Mode: MM internally gates TxSO back to RxSI and TxC to RxC for off line diagnostic purposes. The RxC and RxSI inputs are disabled and TxSO is high when MM is asserted.
RxE	8	1	Receiver Enable: A high level input permits the processing of RxSI data. A low level disables the receiver logic and initializes all receiver registers and timing.
RxA	5	0	Receiver Active: RxA is asserted when the first data character of a message is ready for the processor. In the BOP mode this character is the address. The received address must match the secondary station address if the MPCC is a secondary station. In BCP mode, if strip-SYNC (PCSAR ₁₃) is set, the first non-SYNC character is the first data character; if strip-SYNC is zero the character following the second SYNC is the first data character. In the BOP mode, the closin FLAG-resets RxA. In the BCP mode, RxA is reset by a low level at RxE.
RxDA*	6	0	Receiver Data Available: RxDA is asserted when an assembled character is in RDSRL and is ready to be presented to the processor. This output is reset when RDSRL is read.
RxC	2	1	Receiver Clock: RxC(1X) provides timing for the receiver logic. The positive going edge shift serial data into the RxSR from RxSI.
S/F	4	0	SYNC/FLAG: S/F is asserted for one RxC clock time when a SYNC or FLAG character i detected.
RxSA*	7	0	Receiver Status Available: RxSA is asserted when there is a zero to one transition of any bit in RDSR _H except for RSOM. It is cleared when RDSR _H is read.
RxSI	3	1	Receiver Serial Input: RxSI is the received serial data. Mark = '1', space = '0'.
TxE	37	ı	Transmitter Enable: A high level input enables the transmitter data path between TDSR _L an TxSO. At the end of a message, a low level input causes TxSO = 1 (mark) and TxA = 0 after the closing FLAG (BOP) or last character (BCP) is output on TxSO.
TxA	34	0	Transmitter Active: TxA is asserted after TSOM (TDSR ₈) is set and TxE is raised. This output wi reset when TxE is low and the closing FLAG (BOP) or last character (BCP) has been output o TxSO.
TxBE*	35	0	Transmitter Buffer Empty: TxBE is asserted when the TDSR is ready to be loaded with necontrol information or data. The processor should respond by loading the TDSR which reselects.
TxU*	36	0	Transmitter Underrun: TxU is asserted during a transmit sequence when the service of TxBE had been delayed for one character time. This indicates the processor is not keeping up with the transmitter. Line fill depends on PCSAR ₁₁ . TxU is reset by RESET or setting of TSOM (TDSR ₁) synchronized by the falling edge of TxC.
TxC	39	1	Transmitter Clock: TxC (1X) provides timing for the transmitter logic. The positive going edg shifts data out of the TxSR to TxSO.
TxSO	38	0	Transmitter Serial Output. TxSO is the transmitted serial data. Mark = '1', space = '0'.
Vcc	32	1	+5V: Power supply.
GND	9	1	Ground: 0V reference ground.

^{*}Indicates possible interrupt signal.



	REGISTERS	NO. OF BITS	DESCRIPTION*
Addressat	ole		
PCSAR	Parameter Control Sync/Address Register	16 8	PCSAR _H and PCR contain parameters common to
PCR	Parameter Control Register	8	the receiver and transmitter. PCSAR _L contains a programmable SYNC character (BCP) or secondary station address (BOP).
RDSR	Receive Data/Status Register	16	RDSR _H contains receiver status information. RDSR _L = RxDB contains the received assembled character.
TDSR	Transmit Data/Status Register	16	TDSR _H contains transmitter command and status information. TDSRL = TxDB contains the character to be transmitted.
Internal			
CCSR	Control Character Shift Register	8	These registers are used for character assembly
HSR	Holding Shift Register	16	(CCSR, HSR, RxSR), disassembly (TxSR), and CRC
RxSR	Receiver Shift Register	8	accumulation/generation (RxCRC, TxCRC).
TxSR	Transmitter Shift Register	8	
RxCRC	Receiver CRC Accumulation Register	16	
TxCRC	Transmitter CRC Generation Register	16	

NOTE

*H = High byte - bits 15-8 L = Low byte - bits 7-0

Table 1 GLOSSARY

CHARACTER	DESCRIPTION
FCS	Frame Check Sequence is transmitted/received as 16 bits following the last data character of a BOP message. The divisor is usually CRC-CCITT (X16 + X12 + X5 + 1) with dividend preset to 1's but can be otherwise determined by ECM. The inverted remainder is transmitted as the FCS.
всс	Block Check Character is transmitted/received as two successive characters following the last data character of a BCP message. The polynomial is CRC-16 (X16 + X15 + X2 + 1) or CRC-CCITT with dividend preset to 0's (as specified by ECM). The true remainder is transmitted as the BCC.

Table 2 ERROR CONTROL

FUNCTIONAL DESCRIPTION


The MPCC can be functionally partitioned into receiver logic, transmitter logic, registers that can be read or loaded by the processor, and data bus control circuitry. The register bit formats are shown in figure 1 while the receiver and transmitter data paths are depicted in figures 2 and 3.

OPERATION	BIT PATTERN	FUNCTION
ВОР		
FLAG	01111110	Frame message
ABORT	11111111 generation	Terminate communication
	01111111 detection	
GA	01111111	Terminate loop mode repeater
		function
Address	(PCSAR _L)1	Secondary station address
BCP	1	
SYNC	(PCSAR _L) or (TxDB) ²	Character synchronization
• • • • •	generation	-


NOTES


- 1. (≪) refers to contents of ≪
- 2. For IDLE = 0 or 1 respectively

Table 3 SPECIAL CHARACTERS









RECEIVER OPERATION General

After initializing the parameter control registers (PCSAR and PCR), the RxE input must be set high to enable the receiver data path. The serial data on the RxSt is synchronized and shifted into an 8-bit Control Character Shift Register (CCSR) on the rising edge of RxC. A comparison between CCSR contents and the FLAG (BOP) or SYNC (BCP) character is made until a match is found. At that time, the S/F output is asserted for one RxC time and the 16-bit Holding Shift Register (HSR) is enabled. The receiver then operates as described below.

BOP Operation


A flow chart of receiver operation in BOP mode appears in figure 4. Zero deletion (after five ones are received) is implemented on the received serial data so that a data character will not be interpreted as a FLAG, ABORT, or GA. Bits following the FLAG are shifted through the CCSR, HSR, and into the Receiver Shift Register (RxSR). A character will be assembled in the RxSR and transferred to the RDSRL for presentation to the processor. At that time the RxDA output will be asserted and the processor must take the character no later than one RxC time after the next character is assembled in the RxSR. If not, an overrun (RDSR₁₁ = 1) will occur and succeeding characters will be lost.

The first character following the FLAG is the secondary station address. If the MPCC is a secondary station (PCSAR₁₂ = 1), the contents of RxSR are compared with the address stored in PCSAR_L. A match indicates the forthcoming message is intended for the station; the RxA output is asserted, the character is loaded into RDSR_L, RxDA is asserted and the Receive Start of Message bit (RSOM) is set. No match indicates that another station is being addressed and the receiver searches for the next FLAG.

If the MPCC is a primary station (PCSAR $_{12}$ = 0), no secondary address check is made; RxA is asserted and RSOM is set once the first non-FLAG character has been loaded into RDSR $_{\rm L}$ and RxDA has been asserted. Extended address field can be supported by software if PCSAR $_{12}$ = 0.

When the 8 bits following the address character have been loaded into $RDSR_L$ and RxDA has been asserted, RSOM will be cleared. The processor should read this 8-bit character and interpret it as the Control field.

Received serial data that follows is read and interpreted as the Information field by the processor. It will be assembled into character lengths as specified by PCR₈₋₁₀. As



before, RxDA is asserted each time a character has been transferred into RDSR_L and is cleared when RDSR_L is read by the processor. RDSR_H should only be read when RxSA is asserted. This occurs on a zero to one transition of any bit in RDSR_H except for RSOM. RxSA and all bits in RDSR_H except RSOM are cleared when RDSR_H is read. The processor should check RDSR₉₋₁₅ each time RxSA is asserted. If RDSR₉ is set, then RDSR₁₂₋₁₅ should be examined.

Receiver character length may be changed dynamically in response to RxDA: read the character in RxDB and write the new character length into RxCL. The character

length will be changed on the next receiver character boundary. A received residual (short) character will be transferred into RxDB after the previous character in RxDB has been read, i.e. there will not be an overrun. In general the last two characters are protected from underrun.

The CRC-CCITT, if specified by PCSAR₈₋₁₀, is accumulated in RxCRC on each character following the FLAG. When the closing FLAG is detected in the CCSR, the received CRC is in the 16-bit HSR. At that time, the Receive End of Message bit (REOM) will be set; RxSA and RxDA will be asserted. The



processor should read the last data character in RDSR_L and the receiver status in RDSR₉₋₁₅. If RDSR₁₅ = 1, there has been a transmission error; the accumulated CRC-CCITT is incorrect. If RDSR₁₂₋₁₄ \neq 0, the last data character is not of prescribed length. Neither the received CRC nor closing FLAG are presented to the processor. The processor may drop RxE or leave it active at the end of the received message.


BCP Operation

The operation of the receiver in BCP mode is shown in figure 5. The receiver initially searches for two successive SYNC characters, of length specified by PCR₈₋₁₀, that match the contents of PCSARL. The next non-SYNC character or next SYNC character, if stripping is not specified (PCSAR₁₃ = 0), causes RxA to be asserted and enables the receiver data path. Once enabled, all characters are assembled in RxSR and loaded into RDSR_L. RxDA is active when a character is available in RDSR_L. RxSA is active on a 0 to 1 transition of any bit in RDSR_H. The signals are cleared when RDSR_L or RDSR_H are read respectively.

If CRC-16 error control is specified by PCSAR₈₋₁₀, the processor must determine the last character received prior to the CRC field. When that character is loaded into $RDSR_{\iota}$ and RxDA is asserted, the received CRC will be in CCSR and HSR_I. To check for a transmission error, the processor must read the receiver status (RDSR_H) and examine RDSR₁₅. This bit will be set for one character time if an error free message has been received. If $RDSR_{15} = 0$, the CRC-16 is in error. The state of RDSR15 in BCP CRC mode does not set RxSA. Note that this bit should be examined only at the end of a message. The accumulated CRC will include all characters starting with the first non-SYNC character if PCSAR₁₃ 1, or the character after the opening two SYNC's if $PCSAR_{13} = 0$. This necessitates external CRC generation/checking when supporting IBM's BISYNC. This can be accomplished using the MC68653 Polynomial Generator/Checker. See Typical Applications.

If VRC had been selected for error control, parity (odd or even) is regenerated on each character and checked when the parity bit is received. A discrepancy causes RDSR₁₅ to be set and RxSA to be asserted. This must be sensed by the processor. The received parity bit is stripped before the character is presented to the processor.

When the processor has read the last character of the message, it should drop RxE which disables the receiver logic and initializes all receiver registers and timing.



TRANSMITTER OPERATION General

After the parameter control registers (PCSAR and PCR) have been initialized, TxSO is held at mark until TSOM (TDSR₈) is set and TxE is raised. Then, transmitter operation depends on protocol mode.


BOP Operation

Transmitter operation for BOP is shown in figure 6. A FLAG is sent after the processor sets the Transmit Start of Message bit (TSOM) and raises TxE. The FLAG is used to synchronize the message that follows. TxA will also be asserted. When TxBE is asserted by the MPCC, the processor should load TDSRL with the first character of the mes-

sage. TSOM should be cleared at the same time TDSR_L is loaded (16-bit data bus) or immediately thereafter (8-bit data bus). FLAGs are sent as long as TSOM = 1. For counting the number of FLAGs, the processor should reassert TSOM in response to the assertion of TxBE.

All succeeding characters are loaded into TDSR_L by the processor when TxBE = 1. Each character is serialized in TxSR and transmitted on TxSO. Internal zero insertion logic stuffs a "0" into the serial bit stream after five successive "1s" are sent. This insures a data character will not match a FLAG, ABORT, or GA reserved control character. As each character is transmitted, the Frame Check Sequence (FCS) is gener-





ated as specified by Error Control Mode (PCSAR₈₋₁₀). The FCS should be the CRC-CCITT polynomial (X16+ X12+ X5+1) preset to 1s. If an underrun occurs (processor is not keeping up with the transmitter), TxU and TERR (TDSR₁₅) will be asserted with ABORT or FLAG used as the TxSO line fill depending on the state of IDLE (PCSAR₁₁). The processor must set TSOM to reset the underrun condition. To retransmit the message, the processor should proceed with the normal start of message sequence.

A residual character of 1 to 7 bits may be transmitted at the end of the Information field. In response to TxBE, write the residual character length into TxCL and load TxDB with the residual character. Dynamic alteration of character length should be done in exactly the same sequence. The character length will be changed on the next transmit character boundary.


After the last data character has been loaded into TDSR_L and sent to TxSR (TxBE = 1), the processor should set TEOM (TDSR₉). The MPCC will finish transmitting the last character followed by the FCS and the closing FLAG. The processor should clear TEOM and drop TxE when the next TxBE is asserted. This corresponds to the start of closing FLAG transmission. When TxE has been dropped, TxA will be low 11/2 bit times after the last bit of the closing FLAG has been transmitted. TxSO will be marked after the closing FLAG has been transmitted.

If TxE and TEOM are high, the transmitter continues to send FLAGs. The processor may initiate the next message by resetting TEOM and setting TSOM, or by loading TDSR_L with a data character and then simply resetting TEOM (without setting TSOM).

BCP Operation

Transmitter operation for BCP mode is shown in figure 7. TxA will be asserted after TSOM = 1 and TxE is raised. At that time SYNC characters are sent from PCSARL or $TDSR_L$ (IDLE = 0 or 1) as long as TSOM = 1. TxBE is asserted at the start of transmission of the first SYNC character. For counting the number of SYNC's, the processor should reassert TSOM in response to the assertion of TxBE. When TSOM = 0 transmission is from TDSRL, which must be loaded with characters from the processor each time TxBE is asserted. If this loading is delayed for more than one character time, an underrun results: TxU and TERR are asserted and the TxSO line fill depend on IDLE (PCSAR₁₁). The processor must set TSOM





and retransmit the message to recover. This is not compatible with IBM's BISYNC, so that the user must not underrun when supporting that protocol.

CRC-16, if specified by PCSAR₈₋₁₀, is generated on each character transmitted from $TDSR_{I}$ when TSOM = 0. The processor must set TEOM = 1 after the last data character has been sent to TxSR (TxBE = 1). The MPCC will finish transmitting the last data character and the CRC-16 field before sending SYNC characters which are transmitted as long as TEOM = 1. If SYNCs are not desired after CRC-16 transmission, the processor should clear TEOM and lower TxE when the TxBE corresponding to the start of CRC-16 transmission is asserted. When TEOM = 0, the line is marked and a new message may be iniated by setting TSOM and raising TxE.

If VRC is specified, it is generated on each data character and the data character length must not exceed 7 bits. For software

LRC or CRC, TEOM should be set only if SYNC's are required at the end of the message block.

Special Case

The capability to transmit 16 spaces is provided for line turnaround in half duplex mode or for a control recovery situation. This is achieved by setting TSOM and TEOM, clearing TEOM when TxBE = 1, and proceeding as required.

PROGRAMMING

Prior to initiating data transmission or reception, PCSAR and PCR must be loaded with control information from the processor. The contents of these registers (see Register Format section) will configure the MPCC for the user's specific data communication environment. These registers should be loaded during power-on initialization and after a reset operation. They can be changed at any time that the respective transmitter or receiver is disabled.

The default value for all registers is zero. This corresponds to BOP, primary station mode, 8-bit character length, FCS = CRC-CCITT preset to 1s.

For BOP mode the character length register (PCR) may be set to the desired values during system initialization. The address and control fields will automatically be 8-bits. If a residual character is to be transmitted, TxCL should be changed to the residual character length prior to transmission of that character.

DATA BUS CONTROL

The processor must set up the MPCC register address (A2-A0), chip enable (CE), byte select (BYTE), and read/write (\bar{R}/W) inputs before each data bus transfer operation.

During a read operation $(\overline{R}/W=0)$, the leading edge of DBEN will initiate an MPCC read cycle. The addressed register will place its contents on the data bus. If BYTE=1, the 8-bit byte is placed on DB15-08 or DB07-00 depending on the H/L status of the register addressed. Unused bits in RDSRL are zero. If BYTE=0, all 16 bits (DB15-00) contain MPCC information. The trailing edge of DBEN will reset RxDA and/or RxSA if RDSRL or RDSRH is addressed respectively.

DBEN acts as the enable and strobe so that the MPCC will not begin its internal read cycle until DBEN is asserted.

During a write operation $(\overline{A}/W = 1)$, data must be stable on DB₁₅₋₀₈ and/or DB₀₇₋₀₀ prior to the leading edge of DBEN. The stable data is strobed into the addressed register by DBEN. TxBE will be cleared if the addressed register was TDSR_H or TDSR_L.



	A2	A1	Α0	REGISTER
BYTE = 0	16-BIT DATA	BUS = DB ₁₅ -	DB ₀₀	
	0	0	X	RDSR
	0	1	X	TDSR
	1	0	X	PCSAR
	1	1	×	PCR*
BYTE = 1	8-BIT DAT			
	0	0	0	$RDSR_L$
	0	0	1	RDSR _H
	0	1	0	TDSRL
	0	1	1	TDSR _H
	1	0	0	PCSAR _L
	1	Ô	1	PCSARH
	1	1	0	PCR _L *
	· 1	1	1	PCRH

NOTES

- * PCR lower byte does not exist. It will be all "0"s when read.
- ** Corresponding high and low order pins must be tied together.

Table 4 MPCC REGISTER ADDRESSING

BIT	NAME	MODE			l	FUNCTIO	ON
00-07	Not Defined						
08-10	RxCL	BOP/BCP	character length is va	Length Ilid afte	is loade transmis	d by the sion of s	processor when RxCLE = 0. The ingle byte address and control fields
			have been received.	10	9	8	Char. length (bits)
				0	0	0	8
				0	0	1	1
				0	1	0	2
				0	1	1	3
				1	0	0	4
	1			1	0	1	5
				1	1	0	6
				1	1	1	7
11	RxCLE	BOP/BCP	Receiver Character L remaining bits of PC	ength l	nable shot affect	ould be z ed durin	ero when the processor loads RxCL. Th g loading. Always 0 when read.
12	TxCLE	BOP/BCP	Transmitter Charact The remaining bits	er Leng of PCR	th Enable are not a	should ffected o	be zero when the processor loads TxCl during loading. Always 0 when read.
13-15	TxCL	BOP/BCP	Transmitter Charact bit length specificat single byte address	ion for	mat is ide	entical to	ne processor when TxCLE = 0. Characte of RxCL. It is valid after transmission of

Table 5 PARAMETER CONTROL REGISTER (PCR)-(R/W)



BIT	NAME	MODE			FUN	CTION		
00-07	S/AR	вор	SYNC/ADDRESS Register secondary station. The content of FLAG character to determine SYNC character is loaded in transmit bit synchronization.	ents of the if the ito this	his reg e mess registe	ister is age is er by th	compared with the first meant for this station to processor. It is used	st received non- n. I for receive and
08-10	ECM	BOP/BCP	Error Control Mode	10	9	8	Suggested Mode	Char. length
			CRC-CCITT preset to 1's CRC-CCITT preset to 0's Not used CRC-16 preset to 0's VRC odd VRC even Not used	0 0 0 0 1 1	0 0 1 1 0 0	0 1 0 1 0	BOP BCP BCP BCP BCP	1-8 8 8 5-7 5-7
			No error control ECM should be loaded by the are idle.	1	1	1	BCP/BOP	5-8 both data paths
11	IDLE	BOP BCP	Determines line fill character and TERR set) and transmit IDLE = 0, transmit ABORT IDLE = 1, transmit FLAG of IDLE = 0 transmit initial SY S/AR. IDLE = 1 transmit initial SY run.	ssion o charac naracte NC ch	f spec ters dur ers dur aracte	ial cha uring u ing un rs and	racters for BOP/BCP, inderrun and when TA derrun and when TAE underrun line fill cha	ABORT = 1. BORT = 1. racters from the
12	SAM	ВОР	Secondary Address Mode automatic recognition of the the processor must load the SAM = 0 inhibits the received the receiver after the first not seen the secondary and secondary and seen the secondary and seco	e recei e seco ed seco	ved se ndary a ndary	condar addres addres	y station address. Wh s into TxDB. s comparison which s	en transmitting
13	SS/GA	BOP BCP	Strip SYNC/Go Ahead. Open SS/GA = 1 is used for loop mas a closing character, RE terminate the repeater function. It causes the recept LAG. SS/GA = 1, causes the recept SYNC's detected. SYNC's in the second strip st	ode or EOM ar tion. St eiver to eiver t	ly and nd RAE S/GA = termin o strip	enable 3/GA v 0 is the ate the SYNC	s GA detection. When will be set and the presence of the prese	rocessor should enables ABORT of an ABORT of ing the first two
	PROTE		presents any SYNC's after	the ini	tial two			·
14	PROTO	BOP BCP	Determines MPCC Protoco PROTO = 0 PROTO = 1					
15	APA	ВОР	All Parties Address. If this boof '111111111' as well as the					by an address fi

Table 6 PARAMETER CONTROL SYNC/ADDRESS REGISTER (PCSAR)-(R/W)

BIT	NAME	MODE	FUNCTION
00-07	TxDB	BOP/BCP	Transmit Data Buffer. Contains processor loaded characters to be serialized in TxSR and transmitted on TxSO.
08	TSOM	ВОР	Transmitter Start of Message. Set by the processor to initiate message transmission provided TxE = 1. TSOM = 1 generates FLAGs. When TSOM = 0 transmission is from TxDB and FCS generation (if specified) begins. FCS, as specified by PCSAR ₈₋₁₀ , should be CRC-CCITT preset to 1's. TSOM = 1 generates SYNCs from PCSAR _L or transmits from TxDB for IDLE = 0 or 1 respectively. When TSOM = 0 transmission is from TxDB and CRC generation (if specified) begins.

Table 7 TRANSMIT DATA/STATUS REGISTER (TDSR) (R/W except TDSR 15)



BIT	NAME	MODE	FUNCTION
09	TEOM		Transmit End of Message. Used to terminate a transmitted message.
		ВОР	TEOM = 1 causes the FCS and the closing FLAG to be transmitted following the transmission of the data character in TxSR. FLAGs are transmitted until TEOM = 0. ABORT or GA are transmitted if TABORT or TGA are set when TEOM = 1.
		ВСР	TEOM = 1 causes CRC-16 to be transmitted (if selected) followed by SYNCs from PCSAR _L or TxDB (IDLE = 0 or 1). Clearing TEOM prior to the end of CRC-16 transmission (when TxBE = 1) causes TxSO to be marked following the CRC-16. TxE must be dropped before a new message can be initiated. If CRC is not selected, TEOM should not be set.
10	TABORT	ВОР	Transmitter Abort = 1 will cause ABORT or FLAG to be sent (IDLE = 0 or 1) after the current character is transmitted. (ABORT = 11111111)
11 TGA		ВОР	Transmit Go Ahead (GA) instead of FLAG when TEOM = 1. This facilitates repeater termination in loop mode. (GA = 01111111)
12-14	Not Defined		
15	TERR	Read only BOP BCP	Transmitter Error = 1 indicates the TxDB has not been loaded in time (one character time -1/2 TxC period after TxBE is asserted) to maintain continuous transmission. TxU will be asserted to inform the processor of this condition. TERR is cleared by setting TSOM. See timing diagram. ABORT's or FLAG's are sent as fill characters (IDLE = 0 or 1) SYNC's or MARK's are sent as fill characters (IDLE = 0 or 1). For IDLE = 1 the last character before underrun is not valid.

Table 7 TRANSMIT DATA/STATUS REGISTER (TDSR) (R/W except TDSR 15) (Cont'd)

BIT	NAME	MODE	FUNCTION			
00-07	RxDB	BOP/BCP	Receiver Data Buffer. Contains assembled characters from the RxSR. If VRC is specified, the parity bit is stripped.			
08	RSOM	ВОР	Receiver Start of Message = 1 when a FLAG followed by a non-FLAG has be received and the latter character matches the secondary station address if SAM = RxA will be asserted when RSOM = 1. RSOM resets itself after one character time a has no effect on RxSA.			
09	REOM	ВОР	Receiver End of Message = 1 when the closing FLAG is detected and the last de character is loaded into RxDB or when an ABORT/GA character is received. REOM cleared on reading RDSR _H , reset operation, or dropping of RxE.			
10	RAB/GA	ВОР	Received ABORT or GA character = 1 when the receiver senses an ABORT character if SS/GA = 0 or a GA character if SS/GA = 1. RAB/GA is cleared on reading RDSR _H , reset operation, or dropping of RxE. A received ABORT does not set RxDA.			
11	ROR	BOP/BCP	Receiver Overrun = 1 indicates the processor has not read last character in the Rowithin one character time +1/2 RxC period after RxDA is asserted. Subsequent clacters will be lost. ROR is cleared on reading RDSR _H , reset operation, or dropping of R			
12-14	ABC	ВОР	Assembled Bit Count. Specifies the number of bits in the last received data character of a message and should be examined by the processor when REOM = 1 (RxDA and RxSA asserted). ABC = 0 indicates the message was terminated (by a FLAG or GA) on a character boundary as specified by PCR ₈₋₁₀ . Otherwise, ABC = number of bits in the last data character. ABC is cleared when RDSR _H is read, reset operation, or dropping RxE. The residual character is right justified in RDSR _L .			
15	RERR	BOP/BCP	Receiver Error indicator should be examined by the processor when REOM = 1 in BOP, or when the processor determines the last data character of the message in BCP with CRC or when RxSA is set in BCP with VRC. CRC-CCITT preset to 1's/0's as specified by PCSAR ₈₋₁₀ : RERR = 1 indicates FCS error (CRC ≠ F0B8/≠ 0) RERR = 0 indicates FCS received correctly (CRC = F0B8 /= 0) CRC-16 preset to 0's on 8-bit data characters specified by PSCAR ₈₋₁₀ : RERR = 1 indicates CRC-16 error (CRC ≠ 0) VRC specified by PCSAR ₈₋₁₀ : RERR = 1 indicates VRC error RERR = 0 indicates VRC is correct			

Table 8 RECEIVER DATA/STATUS REGISTER (RDSR)-(Read Only)



ABSOLUTE MAXIMUM RATINGS¹

	PARAMETER	RATING	UNIT
Τ _Δ	Operating ambient temperature ²	0 to +70	°C
Tstq	Storage temperature	-65 to +150	°C
5.9	Input or output voltages with		
	respect to GND3	-0.3 to +15	V
V _{cc}	With respect to GND	-0.3 to +7	V

THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance	θJA		°C/W
Plastic		100	
Ceramic		50	ļ
Cerdip		60	

NOTES

- Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operation sections of this specification is not implied.
- For operating at elevated temperatures the device must be derated based on +150°C
 maximum junction temperature and thermal resistance of 60°C/W junction to ambient (IQ
 ceramic package).
- This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying any voltages larger than the rated maximum.
- 4. Parameters are valid over operating temperature range unless otherwise specified.
- All voltage measurements are referenced to ground. All time measurements are at 0.8 V or 2.0 V. Input voltage levels for testing are 0.4 V and 2.4 V.
- 6. Output load C_L = 100 pF.
- 7. m = TxC low and applies to writing to TDSR_H only.

DC ELECTRICAL CHARACTERISTICS $T_A = 0$ °C to +70°C, $V_{CC} = +5V \pm 5\%^{4,5}$

PARAMETER Input voltage VIL Low VIH High			LIMITS			UNIT
		TEST CONDITIONS	Min	Тур	Max 0.8	V
			2.0			
Vol Voh	Output voltage Low High	I _{OL} = 1.6mA I _{OH} = -100 <i>µ</i> A	2.4		0.4	V
Icc	Power supply current	$V_{CC} = 5.25V, T_A = 0^{\circ}C$			150	mA
I _{IL} IOL	Leakage current Input Output	V _{IN} = 0 to 5.25V V _{OUT} = 0 to 5.25V			10 10	μΑ
Cin Cout	Capacitance Input Output	$V_{IN} = 0V$, $f = 1MHz$ $V_{OUT} = 0V$, $f = 1MHz$			20 20	pF

AC ELECTRICAL CHARACTERISTICS $T_A=0^{o}\,C$ to $70^{o}\,C,~V_{CC}=5V\,\pm\,5\%^{\,4,~5,~6}$

PARAMETER		MC2652/MC68652		MC2652 2/MC68652 2		UNIT		
		Min	Тур	Max	Min	Тур	Max	ONIT
tacs tach tds tdh trxs trxh	Setup and hold time Address/control setup Address/control hold Data bus setup (write) Data bus hold (write) Receiver serial data setup Receive serial data hold	50 0 50 0 150			50 0 50 0 150 150			ns
tres toben	Pulse width RESET DBEN	250 250		m ⁷	250 200		m ⁷	ns
tDD tTxD tDBEND	Delay time Data bus (read) Transmit serial data DBEN to DBEN delay	200		200 325	200		170 250	ns
tDF	Data bus float time (read)			150			150	ns
f	Clock (RxC, TxC) frequency			1.0			2.0	MHz
tcLK1 tcLK1 tcLK0	Clock high (MM = 0) Clock high (MM = 1) Clock low	340 490 490			165 240 240			ns



POWER CONSIDERATIONS

The average chip-junction temperature, $T_{_{\rm J}}$, in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \cdot \theta_{JA}) \tag{1}$$

Where:

 $T_A \equiv$ Ambient Temperature, °C

 $\theta_{JA} \equiv \text{Package Thermal Resistance, Junction-to-Ambient, }^{\circ}\text{C/W}$

 $P_D \equiv P_{INT} + P_{PORT}$

 $P_{INT} \equiv I_{CC} \times V_{CC}$, Watts – Chip Internal Power

P_{PORT} ≡ Port Power Dissipation, Watts – User Determined

For most applications $P_{PORT} < P_{INT}$ and can be neglected. P_{PORT} may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between P_D and T_J (if P_{PORT} is neglected) is:


$$P_{D} = K + (T_{J} + 273^{\circ}C)$$
 (2)


Solving equations 1 and 2 for K gives:


$$K = P_D \cdot (T_A + 273^{\circ}C) + \theta_{JA} \cdot P_D^2$$
 (3)


Where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring P_D (at equilibrium) for a known T_A . Using this value of K the values of P_D and T_J can be obtained by solving equations (1) and (2) iteratively for any value of T_A .


TIMING DIAGRAMS




























TYPICAL APPLICATIONS


2652 MPCC MICROPROCESSOR INTERFACE TS BUFFER TxC LR STATUS RESET DATA BUS **HxC** DB 0-7 SYNCHRONOUS MPCC MC68652 8 BIT MODEM ADDRESS CONTROL A2-0, R/W DBEN CE TxSO LD CLOCK RxSI BYTE RTS, CTS, DTR, DSR, DCD RxE MODEM CONTROL LOGIC CTS DCD NOTES

- Possible μP interrupt requests are: RxDA, RxSA, TxBE, TxU.
- 2. Other MC68652 status signals and possible uses are:
 - S/F line: idle indicator, frame delimiter.
 - RxA handshake on RxE, line turn around control TxA handshake on TxE, line turn around control.
- 3. Line Drivers/Receivers (LD/LR) convert EIA to TTL voltages and vice-versa
- 4. RTS should be dropped after the CRC (BCP) or FLAG (BOP) has been transmitted.
 - This forces CTS low and TxE low
- 5. Corresponding high and low order bits of DB must be OR tied.






CHANNEL INTERFACE BAUD RATE GENERATOR COMPUTER OF TERMINAL COMPUTER OF TERMINAL No Modem—DC Baseband Transmission





PACKAGE DIMENSIONS




L SUFFIX CERAMIC PACKAGE CASE 715-04

	MILLIM	ETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	50.29	51.31	1.980	2.020	
В	14.63	15.49	0.576	0.610	
C	2.79	4.32	0.110	0.170	
D	0.38	0.53	0.015	0.021	
F	0.76	1.52	0.030	0.060	
G	2.54	BSC	0.100 BSC		
_ J	0.20	0.33	0.008	0.013	
K	2.54	4.57	0.100	0.180	
È	14.99	15.65	0.590	0.616	
M	t =	100	T -	100	
N	1.02	1.52	0.040	0.060	

- TIES: 1. DIMENSION A IS DATUM. 2. POSITIONAL TOLERANCE FOR LEADS:

- 3. T. IS SEATING PLANE.
- 4. DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 5. DIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1973.




S SUFFIX CERDIP PACKAGE CASE 734-03

ſ		MILLIN	1ETERS	INCHES		
ı	DIM	MIN	MAX	MIN	MAX	
Ì	Α	51.31	53.24	2.020	2.096	
	В	12.70	15.49	0.500	0.610	
1	С	4.06	5.84	0.160	0.230	
	D	0.38	0.56	0.015	0.022	
	F	1.27	1.65	0.050	0.065	
	G	2.54	BSC	0.100 BSC		
	J	0.20	0.30	0.008	0.012	
	к	3.18	4.06	0.125	0.160	
	L	15.2	4 BSC	0.600 BSC		
	M	50	15 ⁰	50	15 ⁰	
	N	N 0.51 1.27		0.020	0.050	

NOTES:

- 1. DIM -A: IS DATUM. 2. POSITIONAL TOLERANCE FOR LEADS:
 - ♦ Ø 0.25(0.010) M T A M
- 3. TIS SEATING PLANE.
 4. DIM L TO CENTER OF LEADS WHEN
- FORMED PARALLEL.
 5. DIMENSIONS A AND B INCLUDE
- MENISCUS.
 6. DIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1973.



P SUFFIX PLASTIC PACKAGE CASE 711-03

	MILLIN	ETERS	INCHES		
шм	MIN	MAX	MIN	MAX	
Α	51.69	52.45	2.035	2.065	
В	13.72	3.72 14.22		0.560	
C	3.94	5.08	0.155	0.200	
D	0.36	0.56	0.014	0.022	
F	1.02	1.52	0.040	0.060	
G	2.54	BSC	0.100 BSC		
H	1.65	2.16	0.065	0.085	
J	0.20	0.38	0.008	0 0 15	
К	2.92	3.43	0.115	0.135	
i	15.24 BSC		0.600 BSC		
M	00	150	00	150	
N	0.51	1.02	0.020	0.040	

NOTES

- 1. POSITIONAL TOLERANCE OF LEADS (D), SHALL BE WITHIN 0.25 mm (0.010) AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER.
- 2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL
- 3. DIMENSION B DOES NOT INCLUDE MOLD FLASH.


Published by Motorola Inc. with portions copied by permission of Signetics Corporation.



MOTOROLA Semiconductor Products Inc.

3501 ED BLUESTEIN BLVD., AUSTIN, TEXAS 78721 ● A SUBSIDIARY OF MOTOROLA INC.

AD1870



Motorola reserves the right to make changes to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.



MC68000-to-MC68652 INTERFACE CIRCUIT

This circuit will generate the DBEN select signal required by the MC68652 Multiple Protocol Communications Controller (MPCC) and the DTACK signal required by the MC68000. This allows the MPCC to interface with the MC68000's asynchronous bus.

The interface circuit is shown in Figure 8. The MPCC has a 16-bit data bus (DO-D15), three register select signals (A0, A1, and A2), a chip enable (CE), and a read/write signal (\overline{R}/W) . The data bus is connected directly to the MPU data bus and the register selects are

connected to the A1 and A2 address lines of the processor. A0 of the MPCC is generated from LDS. Together, UDS and LDS determine the width of the transfer on the data bus. If UDS and LDS are both asserted, the BYTE input is low and a word is transferred; otherwise the byte input is high, indicating byte transfers. The MPU's R/W line is inverted and connected to the R/W line of the MPCC. Since DBEN controls all data transfers and operations internal to the MPCC, CE is held asserted and DBEN is used as the chip select.

An access begins when $\overline{\mathsf{AS}}$ is asserted by

the MPU, indicating a valid address on the address bus. UDS and/or LDS are then asserted, enabling flip flop U2 to assert DBEN on the next rising edge of the system clock. The one clock cycle delay between SELECT and DBEN allows the MPCC setup time to be met. DTACK is then asserted on the next rising edge, forcing the processor to insert four wait states. This guarantees that the MPCC access time is met. At the end of the cycle, AS and the data strobes are negated, causing DBEN to be negated. The timing for a write cycle is shown in Figure. 9.

